Skip to content

Offcanvas
IIO-Tools example:
INSERT
Python bindings example:
INSERT

ad9523-1

Device Attributes

Name Default value
pll1_locked
pll1_reference_clk_a_present
pll1_reference_clk_b_present
pll1_reference_clk_test_present
pll2_feedback_clk_present
pll2_locked
pll2_reference_clk_present
store_eeprom
sync_dividers
vcxo_clk_present

Channel Attributes

DAC_CLK

Name sysfs filename Examples
frequency out_altvoltage1_DAC_CLK_frequency
phase out_altvoltage1_DAC_CLK_phase
raw out_altvoltage1_DAC_CLK_raw

ADC_CLK

Name sysfs filename Examples
frequency out_altvoltage13_ADC_CLK_frequency
phase out_altvoltage13_ADC_CLK_phase
raw out_altvoltage13_ADC_CLK_raw

ADC_CLK_FMC

Name sysfs filename Examples
frequency out_altvoltage4_ADC_CLK_FMC_frequency
phase out_altvoltage4_ADC_CLK_FMC_phase
raw out_altvoltage4_ADC_CLK_FMC_raw

ADC_SYSREF

Name sysfs filename Examples
frequency out_altvoltage5_ADC_SYSREF_frequency
phase out_altvoltage5_ADC_SYSREF_phase
raw out_altvoltage5_ADC_SYSREF_raw

CLKD_ADC_SYSREF

Name sysfs filename Examples
frequency out_altvoltage6_CLKD_ADC_SYSREF_frequency
phase out_altvoltage6_CLKD_ADC_SYSREF_phase
raw out_altvoltage6_CLKD_ADC_SYSREF_raw

CLKD_DAC_SYSREF

Name sysfs filename Examples
frequency out_altvoltage7_CLKD_DAC_SYSREF_frequency
phase out_altvoltage7_CLKD_DAC_SYSREF_phase
raw out_altvoltage7_CLKD_DAC_SYSREF_raw

DAC_SYSREF

Name sysfs filename Examples
frequency out_altvoltage8_DAC_SYSREF_frequency
phase out_altvoltage8_DAC_SYSREF_phase
raw out_altvoltage8_DAC_SYSREF_raw

FMC_DAC_REF_CLK

Name sysfs filename Examples
frequency out_altvoltage9_FMC_DAC_REF_CLK_frequency
phase out_altvoltage9_FMC_DAC_REF_CLK_phase
raw out_altvoltage9_FMC_DAC_REF_CLK_raw